Reducing EMI in 4-Layer Boards: Stackup Optimization
““EMI compliance begins at the stackup stage, not the test chamber. Every reference plane decision made during routing either suppresses or amplifies radiated noise. adding random things so i can use and test ””
Introduction to Power Conversion
Choosing between a Linear Regulator (LDO) and a Switching Regulator (Buck/Boost) is the most critical decision in early-stage PCB design. This protocol outlines a mathematical framework for balancing efficiency, noise floor, and footprint constraints based on I/O differential requirements.
INPUT VOLTAGE
3.3V – 12V
LOAD CURRENT
500mA – 3A
EFFICIENCY TARGET
> 92.5%
THERMAL LIMIT
85°C Max
Protocol Steps
Determine PSRR Requirements
Analyze your load's sensitivity to ripple. For analog front-ends (AFEs) or precision ADCs, a high Power Supply Rejection Ratio (PSRR) is mandatory. In these cases, a cascaded buck-to-LDO architecture is often the optimal hybrid approach.
Thermal Dissipation Budgeting
Calculate $P_(loss) = (V_(in) – V_(out)) × L_(load)$ for linear options. If power loss exceeds the board's thermal capacity (typically > 1W without heat sinks), shift immediately to a synchronous switching topology.
Inductor & Capacitor Selection
Size output filters for ESR (Equivalent Series Resistance). High ESR in switching regulators leads to excessive voltage ripple. Ceramic X7R capacitors are recommended for high-reliability industrial applications
Reference Diagram: FIG-902 / PCB-LDO-BUCK-CASCADE
Typical cascaded power tree for a mixed-signal system. The switching stage handles the heavy voltage drop while the LDO cleans the 3.3V analog rail.
Efficiency Formula Implementation
// Calculate Switching Efficiency
V_out = V_out * I_out;
P_sw_loss = (f_sw * C_sw * V_in^2) + (I_out^2 * R_ds_on);
Efficiency = P_out / (P_out + P_sw_loss + P_static);Glossary
QUIESCENT CURRENT (IQ)
The current consumed by the regulator itself when there is no load connected. Critical for battery life.
DROPOUT VOLTAGE (VDO)
The minimum difference between input and output voltage required for the regulator to maintain its set output.
SWITCHING FREQUENCY (F_SW)
The rate at which the internal power FET opens and closes, influencing inductor size and EMI profile.
Key Learning Nodes
Always derate voltage ratings for capacitors by at least 50% for high-reliability designs.
Minimize trace loop area for switching nodes to prevent EMI radiated emissions.
Copper pours are your best friend for heat management on LDOs. Use thermal vias.
Revision History